



2026 IEEE SNW
(Silicon Nanoelectronics Workshop)
June 13-14, 2026
Hilton Hawaiian Village, Honolulu, Hawaii



A satellite conference
of



2026 IEEE Silicon Nanoelectronics Workshop Advance Program

Day-1 Saturday June 13, 2026

Opening Remarks

Saturday June 13 8:30 AM

Peide Ye, *Purdue University & Louis Hutin, CEA Leti*

Session 1: Plenary Session

Saturday June 13 8:40 AM

Session Chair: *Louis Hutin, CEA Leti*

8:40 AM **1.1 (Keynote) Understanding of Carrier Transport Properties in Si Cryo-CMOS**, *S. Takagi^{1,2}, K. Sumita², Z. Jin², Y. Chen², H. Oka³, T. Mori³, M. Takenaka², and K. Toprasertpong²*, ¹Teikyo University, ²The University of Tokyo, ³National Institute of Advanced Industrial Science and Technology (AIST)

Session 2: Cryogenic and Sensing Devices for Emerging Systems

Saturday June 13 9:15 AM

Session Chair: *Pei-Wen Li, NYCU*

9:15 AM **2.1 (Invited) Cryogenic CMOS Electronics at Millikelvin Temperatures for Quantum Computing Systems**, *A. Grill¹, A. Potocnik¹, A. C. aglar¹, L. Fallik^{1,2}, R. Acharya¹, R. Asanovski¹, E. Catapano¹, S. Van Winckel¹, S. Balamurali¹, C. Godfrin¹, B. Raes¹, J. van Staveren¹, I. Fattal^{1,2}, C. Dimri^{1,2}, J. Van Damme¹, A. Chasin¹, B. Kaczer¹, D. Wan¹, K. De Greve¹*, ¹imec, ²KU Leuven

9:40 AM **2.2 Ultra-Scaled Cryogenic Ferroelectric Field-Effect Transistor with Highly Reliable Multi-Level Operation**, *Z. Lin¹, C. Niu¹, J.-Y. Lin¹, P.-K. Hsu², H. Dou³, K. Xu³, H. Wang³, S. Yu², Peide D. Ye¹*, ¹Purdue University (Electrical and Computer Engineering), ²Georgia Institute of Technology, ³Purdue University (Materials Engineering)

9:55 AM **2.3 High-responsivity Ge Quantum-dot photoFinFET For Low Optical-power Detection**, *H. – H. Y. Cheng, C. –C. Liu, S. –H. Yang, H. –C. Lin, and P. –W. Li*, *National Yang Ming Chiao Tung University*

10:10 AM **2.4 A Novel AsyFET-based 2T Active Pixel Sensor for AI Glasses Image Sensors**, *K. Wang¹, Y. Zhu¹, X. Guo¹, Y. Yu¹, M. He¹, Q. Huang^{1,2}, R. Huang^{1,2}*, ¹Peking University, ²Beijing Advanced Innovation Center for Integrated Circuits

Coffee Break 10:25 AM – 10:45 AM

Session 3: Oxide-Semiconductor Device Physics and Reliability

Saturday June 13 10:45 AM

Session Chair: Byoung Hun Lee, POSTECH

- 10:45 AM **3.1 (Invited) Understanding Bias Temperature Instability in ITO Transistors**, T. Roy, A. Sarkar, M. S. Rahman, and D. Matthews, Duke University
-
- 11:10 AM **3.2 (Invited) Bulk and Interfacial Defect Characterization and Suppression for High-Performance Top-Gate Oxide Semiconductor Transistors**, M. Si, K. Jiang, and Z. Lin, Shanghai Jiao Tong University
-
- 11:35 AM **3.3 First Direct Measurement of Quantum Capacitance in Oxide Semiconductors Using Electric-Field-Penetration Technique**, K. Nam¹, C. Niu¹, A. Shankar¹, J. -Yu Lin¹, S. Khare¹, S. Lee¹, J. Lu², C. Liu², H. Wang^{1,2}, P. Upadhyaya¹, Peide D. Ye¹, ¹Purdue University (Electrical and Computer Engineering), ²Purdue University (Materials Engineering)
-

Lunch Break 11:50 AM – 1:00 PM

Session 4: Memory-Centric Computing

Saturday June 13 1:00 PM

Session Chair: Takahiro Shinada, Tohoku University

- 1:00 PM **4.1 (Invited) In-Memory Computing Approaches for Trustworthy AI: From Bayesian Methods to On-Chip Learning**, E. Vianello¹, T. Januel¹, M. Piccoli¹, T. Hirtzlin¹, F. Rummens², T. Dalgaty², E. Hardy¹, M. Ezzadeen¹, J. Minguet Lopez¹, O. Billoint¹, L. Grenouillet¹, J.-M. Portal³, L. Hutin¹, D. Querlioz⁴, ¹CEA-Leti, University of Grenoble Alpes, ²CEA-List, University of Grenoble Alpes, ³Aix Marseille University, ⁴University of Paris-Saclay
-
- 1:25 PM **4.2 (Invited) Memristor / CMOS Integration for Neuro-inspired Computing Testbed**, I. Hossen¹, O. Yousuf^{1,2}, M. Lueker-Boden², W. Borders³, A. M.³, G. Adam¹, ¹George Washington University, ²Western Digital Research Center, ³National Institute of Standards and Technology
-
- 1:50 PM **4.3 First Experimental Demonstration of Dual-layer Cross-Point Ferroelectric Capacitor Array based TCAM for Hyperdimensional Computing**, Z. Zhang¹, H. Zheng¹, S. Cao¹, J. Zhu¹, W. Xu¹, Z. Fu², Q. Huang^{1,3}, and R. Huang^{1,3}, ¹Peking University, ²Southeast University, ³Beijing Advanced Innovation Center for Integrated Circuits
-
- 2:05 PM **4.4 Novel Gate-Injected Ferroelectric Memcapacitor with Capacitance-Clamping Enabling Op-Amp-Free Computing-in-Memory with Enhanced Linearity and Energy Efficiency for LLMs**, B. Song¹, S. Xu¹, H. Wang¹, J. Luo¹, Q. Huang^{1,2}, R. Huang^{1,2}, ¹Peking University, ²Beijing Advanced Innovation Center for Integrated Circuits
-
- 2:20 PM **4.5 A Novel TiN/TiO₂/HfOx/TiO₂/TiN Bi-directional Self-Rectifying Memristor for High Area-efficiency Video Compression**, H. Ai^{1,2}, L. Wu^{1,2}, G. Li^{1,2}, Y. Chen^{1,2}, S. Li^{1,2}, Y. Feng³, L. Liu^{1,2}, P. Huang^{1,2}, ¹Peking University, ²Beijing Advanced Innovation Center for Integrated Circuits, ³Beijing Information Science and Technology University
-

Session 5: Dense and Embedded Memory Technologies I

Saturday June 13 2:35 PM

Session Chair: TBD

- 2:35 PM **5.1 A Novel CMOS-Compatible 3T1C Embedded DRAM Structure for Multi-Gb On-Chip RAM in the AI Computing Era**, H. -T. Lue, T. -H. Yeh, K.-C. Wang, and C.-Y. Lu, Macronix International Co., Ltd.
-
- 2:50 PM **5.2 System-Technology Co-Optimization of Bitline Routing and Bonding Pathways in Monolithic 3D DRAM Architectures**, K. Lee, S. Cho, S. Lim, S. Datta, and S. Yu, Georgia Institute of Technology
-
- 3:05 PM **5.3 A 7-Å Double-CFET 4T-SRAM Architecture with 0.0053-μm² Cell Size for Overcoming the SRAM Memory Wall**, H. L. Tsai¹, C. Y. Tsai¹, H. W. Chiu¹, Y.-Y. Chuang¹, M. -T. Kuo¹, and E. R. Hsieh², ¹National Central University, ²National Yang Ming Chiao Tung University
-

3:20 PM **5.4 A High-Precision Optimal Read Offsets (ORO) Prediction Approach for +300% Readable Cycles Enhancement in 3D QLC Flash Memory**, X. Zhao¹, J. Zhong³, P. Wang⁴, M. Zhang², G. Wang¹, X. Zhan¹, F. Wu², J. Chen¹, ¹Shandong Univ., ²Huazhong University of Science and Technology, ³Jinan Maiwei Intelligent Technology Co., Ltd., ⁴Shandong Sinochip Semiconductors Co. Ltd.

Short Break 3:35-3:40 PM

Session 6: Ferroelectric Memories

Saturday June 13 3:40 PM

Session Chair: Minoru Oda, Kioxia

3:40 PM **6.1 (Invited) Ferroelectric Platforms for Advanced Non-Volatile Memory Technologies**, X. Gong, X. Wang, Y. Feng, Z. Zhou, J. Xie, C. Sun, and L. Jiao, National University of Singapore (NUS), Singapore

4:05 PM **6.2 Barrier-Engineered Fast Polarization Switching in Ferroelectric HZO Films by Atomic-Scale Doping: From First-Principles to Device Demonstration**, X. Li^{1,2}, X. Zhao², P. Guo³, X. Dou², Y. Feng², P. Sang², X. Zhan², J. Wu², D. Loke¹, and J. Chen², ¹Singapore University of Technology and Design, ²Shandong University, ³Shandong Sinochip Semiconductors Co. Ltd.

4:20 PM **6.3 Unveiling Underlying Mechanism of Fatigue in HfO₂-Based Ferroelectric Films: Imprint as the Origin of Fatigue**, Z. Liu¹, M. Takenaka¹, S. Takagi^{1,2}, K. Toprasertpong¹, ¹The University of Tokyo, ²Teikyo University

4:35 PM **6.4 Experimental Investigations on Read Instabilities in Ferroelectric HZO MFM: Defects' Dynamic Behaviors and A Proposal of Anti-Fatigue Readout Strategy**, Y. Fan¹, X. Li¹, P. Wang², Y. Feng¹, P. Sang¹, X. Zhan¹, J. Wu¹, J. Chen¹, ¹Shandong University, ²Shandong Sinochip Semiconductors Co. Ltd.

Coffee Break 4:50 PM – 5:10 PM

Poster Session 1

Saturday June 13 5:10 PM – 7:00 PM

5:10 PM **Poster Introductions** (2 minutes each)

Session Co-Chairs: Steve Chung, NYCU, and K. S. Chang-Liao, NTHU

(Poster listings at the end)

Day-2 Sunday June 14, 2026

Session 7: Keynote

Sunday June 14 8:30 AM

Session Chair: Louis Hutin, CEA Leti

8:30 AM **7.1 (Keynote) Intelligent Memory: Enabling a Sustainable, Energy-Efficient Computing Future**, T. -H. (Alex) Hou, National Yang Ming Chiao Tung University

Session 8: Advanced CMOS Devices and Integration Technologies

Sunday June 14 9:05 AM

Session Chair: Katsuhiro Tomioka, Hokkaido University

- 9:05 AM **8.1 Design of HfO₂ Crystal Gate Stack for Enhancement of MOSFET Performance Studied by Calculation of Remote Phonon Scattering**, T. Kawanago^{1,2}, T. Kamioka^{1,2}, Y. Morita^{1,2}, N. Okada^{1,2}, K. Manabe^{1,2}, W. Mizubayashi^{1,2}, H. Ota^{1,2}, Takashi Matsukawa^{1,2}, and Shinji Migita^{1,2}, ¹AIST, ²LSTC
-
- 9:20 AM **8.2 Critical Chip-Level Examination on GAA Technology with Dual-sided Interconnects from BSPDN to Backside Clock: Architecture Innovations, PPA and First Signal/Power Integrity Analysis**, F. Teng¹, X. Yan¹, W. Peng¹, J. Sun¹, H. Lu¹, Y. Chu¹, M. Lin¹, C. Zhou¹, X. Jiang¹, X. Li¹, J. Jin¹, K. Guo¹, Z. Jin², C. Zhuo², Y. Lin¹, R. Wang¹, M. Li¹, H. Wu¹, ¹Peking University, ²Zhejiang University
-
- 9:35 AM **8.3 Alloy and Nitridation of Gate Dielectric Stack on Electrical and Reliability Characteristics of RG-FinFETs for 1T4R 3D RRAM**, Y. -R. Lin¹, K.-S. Chang-Liao^{1,2}, S. S. Chung³, ¹National Tsing Hua University, ²National Tsing Hua University, ³National Yang Ming Chiao Tung University

Coffee Break 9:50 AM – 10:10 AM

Session 9: Ferroelectric Memory Reliability

Sunday June 14 10:10 AM

Session Chair: Masaharu Kobayashi, The University of Tokyo

- 10:10 AM **9.1 Frequency-dependent Field Cycling for Imprint Recovery in Ultra-thin Hf_{0.5}Zr_{0.5}O₂ Ferroelectric Capacitors**, T. Liu¹, Z. Liu¹, K. Ito¹, Z. Jin¹, S. Takagi², M. Takenaka¹, K. Toprasertpong¹, ¹The University of Tokyo, ²Teikyo University
-
- 10:25 AM **9.2 Investigation of Breakdown Acceleration in HfO₂-based Ferroelectric Capacitors after Low-Field Fatigue Cycles**, K. Sun¹, H. Li², Z. Shang², L. Zeng¹, M. Li², and R. Wang², ¹Beihang University, ²Peking University
-
- 10:40 AM **9.3 Thermally Activated Relaxation of Non-Accumulative Write Disturb with a Tens-of-Nanoseconds Critical Interval in 3D Oxide-Channel FeFETs**, M. Yu¹, Y. Zhou¹, R. Zhu¹, X. Xu¹, R. Huang^{1,2}, and K. Tang^{1,2}, ¹Peking University, ²Beijing Advanced Innovation Center for Integrated Circuits

Session 10: Dense and Embedded Memory Technologies II

Sunday June 14 10:55 AM

Session Chair: Jiezhi Chen, Shandong University

- 10:55 AM **10.1 Physical Analysis and Experimental Optimization of Vertical 3D Stack-ability of Hafnia-based 0TnC FeRAM for High-density Memory Applications**, M. Deng¹, S. Cao¹, L. Zou¹, Q. Huang^{1,2,3}, and R. Huang^{1,2,3}, ¹Peking University, ²Beijing Advanced Innovation Center for Integrated Circuits, ³Beijing Superstring Academy of Memory Technology
-
- 11:10 AM **10.2 A 16-nm Non-Volatile 4-T-1-FeCap SRAM with 0.17 fJ/b Write-Energy and 0.033 μm² Cell Area**, K. -W. Cheng¹, C. -Y. Lin², T. -W. Liu², and E. R. Hsieh¹, ¹National Yang Ming Chiao Tung University, ²National Central University
-
- 11:25 AM **10.3 A Hafnia-based Fusion FeRAM with Integrated 1T1C and 1TnC Architecture for High-Speed In-Array KV Cache Transfer in Edge LLM Inference**, Y. Z.¹, Y. Shen¹, X. Zhang¹, J. Su¹, H. Cai^{1,2}, Z. Fu^{1,2}, J. Yang^{1,2}, ¹Southeast University, ²National Center of Technology Innovation for EDA

Closing Remarks

11:40 AM **Announcement of 2027 SNW** — Daniel Moraru, General Chair

Poster Session papers

Saturday June 13 5:10 PM – 7:00 PM

5:10 PM **Poster Introductions** (2 minutes brief each)

[each presenter has the printed poster setup between 3:30-5:00]

P1-1 First All-2D-Transistor-Driven BEOL Memory Vertical Integration of RRAM and Gain-Cell DRAM, *N. Yang¹, W. Dang³, C. Yao², W. Wei³, Y.-M. Chang^{1,2}, F. Zheng⁴, C. Li^{1,2}, W. Li², Y. Wan², F. Miao³, Y.-W. Lan⁵, J.-K. Huang¹, S.-J. Liang³ and L.-J. Li^{1,2,5}*, ¹Nexstrom Pte. Ltd., ²National University of Singapore, ³Nanjing University, ⁴The University of Hong Kong, ⁵National Taiwan Normal University

1-2 A Monolithic 3-D Integrated Reconfigurable CMOS-NEM Threshold Logic Gate with Intrinsic Sign-Encoding for Energy-Efficient Computing, *S. J. Kim^{1,2}, J. W. Lee¹, M. S. Shin¹, W. Y. Choi¹*, ¹Seoul National University, ²Samsung Electronics Co. Ltd

P1-3 A Configurable Analog In-Memory Computing Evaluation Framework for Transformer-based Large Language Model Inference, *M. Choi¹, J. Lee¹, S. Kim² and W. Shim¹*, ¹Seoul National University of Science and Technology, ²Dongguk University

P1-4 Confirming Neuron Operation with MOSFET-Connected PN-Body Tied SOI-FET – Investigating High Input Impedance for Multi Neuron Connection, *Y. Yamazaki¹, H. Yonezaki^{1,2}, J. Ida¹, and T. Mori¹*, ¹Kanazawa Institute of Technology, ²KIOXIA Corporation

P1-5 Potential of a Multiple-Electron Random Network for Reservoir Computing, *S. Watanabe¹, T. Oya^{1,2}*, ¹Yokohama National University, ²Yokohama National University

P1-6 Amorphous-Si Nanoheater Enabled Stabilization of TaOx RRAM for High-Precision Analog In-Memory Computing, *K. Beom¹, S. S. Swain², E. Stringer¹, M. A. Islam¹, A. A. Talin³, M. N. Kozicki¹, M. J. Marinella¹*, ¹Arizona State University, ²Arizona State University, ³Sandia National Laboratories

P1-7 A FeFET-Based Synapse Unit with Enhanced Current-Voltage Resolution for Low Power Sparse Neuromorphic Computing, *X. Qin^{1,3}, S. Li^{1,3}, J. Li^{1,3}, X. Song^{1,3}, J. Zhang^{2,3}, D. Sun^{1,3}, C. Yu^{1,3}, Z. Zhou^{1,3}, X. Liu^{1,3}, J. Kang^{1,3}*, ¹Peking University, ²Peking University, ³Beijing Advanced Innovation Center for Integrated Circuits

P1-8 ScAlN/AlGaN/GaN Ferroelectric HEMTs (FeHEMTs) for In-Memory Computing in Harsh Environments, *J. Zhang, Y. Gan, J. Liu, Z. Fang, S. Mondal, Z. Mi*, University of Michigan

P1-9 Improved Electrical and Reliability Characteristics of SiGe nGAAFET by Low Temperature Supercritical Fluid Condensation Technique, *D.-B. Ruan¹, K.-S. Chang-Liao¹, H.-Y. Wang¹, G.-L. Luo²*, ¹National Tsing Hua University, ²Taiwan Semiconductor Research Institute

P1-10 Wideband Phase-Programmable SOI CMOS Clock-Path IC, *N. Jahan*, California State University

P1-11 Positive V_{th} Tuning of In₂O₃ Top-Gate FET Based on Thermodynamics, *S.-M. Chen¹, T. Hoshii¹, Y. Tsuruma², M. Sunagawa², S. Tomai², T. Takahashi³, Y. Uraoka³, K. Tsutsui¹, H. Wakabayashi¹, and K. Kakushima¹*, ¹Institute of Science Tokyo, ²Idemitsu Kosan Co., Ltd., ³Nara Institute of Science and Technology

P1-12 Endurance Optimization of Reference and Data FeRAM Bitcells by Wear Leveling and Pattern-Adaptive Recovery, *Y. Shen¹, Y. Zhu¹, J. Su¹, X. Zhang¹, H. Cai^{1,2}, Z. Fu^{1,2}, and J. Yang^{1,2}*, ¹Southeast University, ²National Center of Technology Innovation for EDA

- P1-13 **Evaluation of Novel MPB-based DRAM and FeRAM Dual-mode Memory**, *H.-H Chang¹, J.-Y. Lee², H. Liu², Y.-C. Chen³, M.-H. Lee² and P. Su³, ¹National Yang Ming Chiao Tung University, ²National Taiwan University, ³National Yang Ming Chiao Tung University*
- P1-14 **Modification of Switching Kinetics on Ferroelectric AlScN Films by Electron Beam Irradiation**, *H. Nishida, S.-M. Chen, T. Hoshii, K. Tsutsui, H. Wakabayashi, and K. Kakushima, Institute of Science Tokyo*
- P1-15 **Enhancing DRAM Performance via Epitaxial Silicon Plug Integration**, *P. Kumar, M. A. Lone, H. Raju and S. K. Manhas, Indian Institute of Technology Roorkee*
- P1-16 **Stackable Dual Wordline DRAM Design Enabling Cell Performance Enhancement and Area Optimization**, *H. Raju, B. Fatima, P. Kumar, A. K. S. Chauhan and S. K. Manhas, Indian Institute of Technology Roorkee*
- P1-17 **Achieving 36.8% Improvement in Circuit PPA Through Mixed-cell-height 2nm GAA CFET Cell Library**, *B.-H. Juan, P.-Y. Chu, L.-C. Huang, Z.-Y. Yu, T.-H. Chang, National Taiwan University*
- P1-18 **Ensemble Monte Carlo Noise Analysis of a 2D Silicon PN Diode with SRH Recombination Using the Ramo–Shockley Theorem**, *S. S. Maram and C. E. Korman, The George Washington University*
- P1-19 **Source-to-Drain Direct Tunneling Current Suppression Using Low Dielectric Constant MoS₂ Channel for Double-Gate Field-Effect Transistors**, *Y. Lu¹, S. Ueno², T. Hoshii¹, K. Kakushima¹, A. Hori² and H. Wakabayashi², ¹School of Engineering and ²Institute of Integrated Research, Institute of Science Tokyo*
- P1-20 **Comprehensive Cryogenic Modeling and Analysis of Back End of Line Interconnects for 3 nm GAAFET Technology**, *R. Saligram, University of Tennessee Knoxville*
- P1-21 **Suppression of Parasitic Bipolar Junction Transistor Effect Using an Inner Amorphous Silicon Layer for High-Retention 4F² Gate-All-Around DRAM**, *G.-B. Kim and M.-H. Baek, Kangwon National University*
- P1-22 **Nanoscale InGaZnO Thin-Film Transistors Fabricated with Metal-Bridging-Free Scheme**, *M.-C. Yu¹, P.-W. Li¹, G.-W. Huang², and H.-C. Lin¹, ¹National Yang Ming Chiao Tung University, ²Taiwan Semiconductor Research Institute*
- P1-23 **Beyond Channel Scaling Limits: Planar Field Emission Devices Driven by Effective Work Function Engineering**, *Y.-H. Chen, H.-J. Chang, C.-T. Hsieh, T.-H. Chang, National Taiwan University*
- P1-24 **Impact of Variations in Bond Angle Distortions Along Channel Thickness on Band Structure and Temperature-dependent I-V Behavior of Nanoscale Double Gate MOSFETs**, *Y. Dhote, S. Ghosh, S. Malla, A. K. Singh, A. S. Medury, Indian Institute of Science Education and Research Bhopal*
- P1-25 **High-Performance InGaO TFTs by Optimizing Contact Resistance via an In₂O₃ Interlayer**, *C. Ye, P. Hong, J. Li, and X. Li, Huazhong University of Science and Technology*
- P1-26 **Enhanced Thermal Gradients and Resulting Performance Degradation in MBCFETs Elevated Ambient Temperatures**, *E. S. Kim and S. Cho, Ewha Womans University*
- P1-27 **Bias-Dependent Hole-Transmission Behavior and Schottky Barrier Modulation in Normally-off p-GaN HEMTs**, *C.-Y. Yang, D.-S. Chao, J.-H. Liang, National Tsing-Hua University*
- P1-28 **Temperature-dependent Low-frequency Current Noise in Ge Quantum-dot/Si₃N₄-barrier Single-hole Transistors**, *C.-C. Lai, T. Tsai, H.-C. Lin, and P.-W. Li, National Yang Ming Chiao Tung University*